IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

licant:

Charles H. Dennison et al.

Group Art Unit:

Serial No.:

10/692,249

Examiner:

Filed:

October 23, 2003

For:

Reduced Area Intersection Between

Electrode And Programming Element

Atty. Dkt. No.:

ITO.0537D1US

(P11408D)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed within three months of the filing date of the application. Please apply any charges or credits to Deposit Account No. 20-1504 (ITO.0537D1US).

Respectfully submitted,

Date: November 17, 2003

Timothy Natrop, Reg. No. 28,994

TKOP, PRUNER & HU, P.C.

8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

Date of Deposit: November 17, 2003

I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA

22313-1450.

Sherry Tipton

li.	NFOR	MATION DISCLOSUR	E CITATION		ATTY DOCKET NO. ITO.0537D1US (F REPLICANT(S):					
,,		se several sheets if ned	cessary) _{NOV} 1	1 8 MIN	CHARLES H. DEI	NNISON ET		IID ADT INST		
			by the	1	Sctober 23, 2003		GRO	UP ART UNIT:		
			U.S. P	~~~~~	OCUMENTS					
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLA	ss	SUBCLASS	FILING DATE IF APPROPRIATE	
	A.									•
	B.									
	C.									
	D.									
FOREIGN PATENT DOCUMENTS										
		DOCUMENT NUMBER	CUMENT NUMBER DATE		COUNTRY	CLA	CLASS SUBCLA		S TRANSLATION YES NO	
	E.									
	F.									
	G.									
	Н.									
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)										
	1.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003								
	J.	Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	K.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
`	L.	Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003								
	M.									
	N.									
	0.									
EXAMINER	h	•		DA	ATE CONSIDERED					
		eference considered, whether or no	t citation is in conforma	ance with MPE	P 609; Draw line through	citation if not in con	forman	ce and not consi	dered. Incl	ude copy
of this form with next communication to applicant. PTO-1449 Page 1 of 1										